

# **International Journal of Research Publication and Reviews**

Journal homepage: www.ijrpr.com ISSN 2582-7421

# **Ternary Gate Circuit Simulation & Design**

# Sourav Borate<sup>1</sup>, Sandeep Jangid<sup>2</sup>, Vedant Kulkarni<sup>3</sup>, Dr. S. S. Narkhede<sup>4</sup>

Department of Electronics and Telecommunication Pune Institute of Computer Technology <sup>2</sup>Department of Electronics and Telecommunication Pune Institute of Computer Technology <sup>3</sup>Department of Electronics and Telecommunication Pune Institute of Computer Technology <sup>4</sup>Associate Professor, Department of Electronics and Telecommunication Pune Institute of Computer Technology

#### ABSTRACT -

The logical data density of contemporary binary digital electronics can barely be further enhanced due to the physical restriction as Moore's Law, which states that the number of transistors in a compact electronic circuit increases every two years, is about to come to an end. Due to its greater variety of logic states than binary, ternary logic is a viable alternative in this regard. In this work, we conduct a thorough analysis of the newly developed ternary logic, ranging from small-scale ternary integrated circuits to individual ternary logic devices. By utilizing the new ternary cycle inverter and the optimized ternary logic, we construct various gates with extremely simple circuit. This study opens new possibilities for the design of ternary integrated circuits and suggests future possibilities for increased logic data density and a reduced chip size.

Index Terms- Ternary logic, Ternary Logic gate, Ternary system architecture

## **1. INTRODUCTION**

Traditionally, digital computations are performed on two-valued logic named as binary logic. The problem with binary logic is interconnection and problem on chip complexity. Multi-valued logic (MVL), however, was first introduced in 1964 and is now recognized as a crucial enabler for high-information-density, next-generation digital electronics. The initial developments of multi-valued logic and highlights the major applications of multi-valued logic across the various domains.

Multi-valued logic systems lead to saving in the number of interconnections. Due to the availability of the additional bits (logic levels), the wires convey more information. It ultimately reduces the number of pins and leads to their saving. The information stored per memory cell also increases with use of multi-valued logic. These advantages of multi-valued logic directly contribute to reduction in the memory and thus the hardware cost.

The significant advantages offered by multi-valued logic of reduced complexity in the design, smaller on chip area leading to increased density of fabrication and high-bandwidth parallel and serial data transfer make it an attractive and a thrust area of research. Ternary logic is a specialized multi-valued logic that demonstrates use of three significant logic levels 0, 1 and intermediate.

Ternary logic, sometimes referred to as three-valued logic or the radix-3 number system, is one of the unique features of multi-valued logic. It indicates that it has three switching states: intermediate, zero, and one. Ternary logic has an advantage over binary logic in that it can answer majority of complicated problems. Ternary logic can be applied to boost data transmission across a specific number of lines, increase data storage for a specific register length, and reduce complexity.

The ternary gates are:




Fig 1.1 Standard Ternary Inverter (STI)




Fig 1.2 Negative Ternary Inverter (NTI)




Fig 1.3 Positive Ternary Inverter (PTI)

INPUT X	STI	NTI	PTI
0	2	2	2
1	1	0	2
2	0	0	0

Table 1.1 Truth table of STI, NTI, PTI





Fig 1.4 Ternary AND gate

			в	
A	`B	0	1	2
	0	0	0	0
А	1	0	1	1
	2	0	1	2

Table 1.2 Truth table of Ternary AND gate



# Fig 1.5 Ternary OR gate

			В	
A	vВ	0	1	2
	0	0	1	2
A	1	1	1	2
	2	2	2	2

Table 1.3 Truth table of Ternary OR gate

#### 2. Methodology

#### 2.1 System Architecture

In this architecture using both binary (base-2) and ternary (base-3) representations, the system is built to process input and carry out calculations using ternary logic. The ternary inputs and outputs however, must be transformed to and from binary form in order to be compatible with current technology because majority of modern computers are based on binary logic.

Ternary ALU is useful compared to conventional binary systems as it might improve computing efficiency. Because each ternary digit may represent more states than a binary digit, ternary logic provides a higher information density. This may lead to more efficient execution of specific sorts of calculations and more condensed representations of data. The conversion process between the binary physical addresses used by the binary memory subsystem and the ternary virtual addresses utilized by the ternary logic is handled by the MMU.




Fig 2.1 System Architecture Diagram

#### 2.2 Binary to ternary Converter




Fig 2.2 Block diagram binary to ternary converter

Signal	Binary_input	clk	reset	ternary_output
Description	8-bit Input data	Clock pulse	This ensures	5-bits output data
		(6.25 MHz)	that the	(T0 – Ternary 0)
		(std_logic)	system starts	(T1 – Ternary 1)
			with a known	(T2 – Ternary 2)
			value	
			for decimal	
			input	

Table 2.1 Table for binary to ternary converter

## 2.3. Ternary to binary Converter.




Fig 2.3 Block diagram ternary to binary converter

Signal	ternary_input	clk	reset	Binary_Output
Description	5-bits output data	Clock pulse	This ensures	8-bit Input data
	(T0 – Ternary 0)	(6.25 MHz)	that the system	
	(T1 – Ternary 1)	(std_logic)	starts with a	
	(T2 – Ternary 2)		known value	
			for decimal	
			input	

Table 2.2 Table for ternary to binary converter

# 2.4 ALU.

Signal	х	у	f	w	bc
Description	Input1	Input2	Operation	Output	Borrow/
	(Decimal)	(Decimal)	(Decimal)	(Decimal)	Carry
			(1=or,2=and,3=nor,4=nand,		
			5=xor,6=xnor,7=add,8=subtract)		

Table 2.3 Table of 4trit-ALU operation




Fig 2.4 Block Diagram of 4trit-ALU

Signal	a	b	0	с	bc
Description	Input1	Input2	Operation	Output	Borrow / Carry
	(4-Trit)	(4-Trit)	(4-Trit)	(4-Trit)	(Trit)

Table 2.4 Table of 4trit-ALU

2.5 Implemented, tested & simulated ternary D-flipflop:




Fig 2.5 Block diagram of ternary D-flipflop

Signal	clk	data	0
Description	Clock pulse	Input	Output
	(6.25 MHz)	(trit)	(trit)
	(std_logic)		

Table 2.5 Table of ternary D-flipflop

#### 2.6 Implemented, tested & simulated Ternary Memory Management Unit




Fig 2.6 Block Diagram for Ternary Memory Management Unit

Signal	ind	input_data	memory	output_data	rwc
Description	index	index	storage	output	read/
					write/ clear signal

Table 2.6 Table for Memory Management Unit.

#### 3. Working

Binary system will send data in binary. Binary to ternary converter will convert the signal into ternary. The signal will be sent to ALU for processing. ALU will do the memory independent operations and work with MMU for operations on memory. MMU will use ternary address and use ternary memory with ternary flipflops. Finally, the result is converted back into binary and sent back to binary system.

## 4. Results and Discussions

4.1. Binary to Ternary Converter



Fig 4.1 Waveform of Binary to Ternary Converter


## 4.2. Ternary to Binary Converter



Fig 4.2 Waveform of Ternary to Binary Converter

## 4.3. ALU

Time		100 10	100 11		140 **	outer re-	100 111	999 11	
1				14		-	IF.		
-	-								
(0) (1) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2		_	_	_		_			
+(2)									
(63)	2								
N(0)	-								
N(2) E									
HCR)									
e(#)									
#(1)	ŧ								
s(I)			<u>u</u>						
#C10	• · · · ·	2		it.			1	 	
(00)	-								
1(1)									
0.0					10 10				
14.4	· · · ·								



## 4.4. Ternary D-flipflop

Time 200 ms 200 ms 300 ms 400 ms 500 ms 600 ms 700 ms 600	0 ms 9000 ms
cik data	
dota g	
o 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	

Fig 4.4 Waveform of Ternary D-flipflop

## 4.5. Ternary Memory Management Unit

30 ms	44 m
1. •	
1	

Fig 4.5 Waveform of Ternary Memory Management Unit

## 5. CONCLUSION

Entity	Comparison			
	Parameter	Binary	Ternary	Comments
Clock Signal	Edges	2	4	2 rising edges 2 falling edges
Not gate	Types	1	3	STI, PTI, NTI
Flipflop	Values stored	2	3	(Instead of bit in binary, it is trit in ternary)
Ternary coded decimal	Digits required	4	3	Digits required to store 0-9
Memory	Address Locations	8	9	For example, 8 bits and 9 trits
	Address digits	3	2	
Efficiency	Data stored x = no. of digits	2*	34	2 values for bit, 3 values for trit
	Operating speed	Low	High	Depends on no. of operations
	No. of gates	High	Low	More operations can be done in ternary with less gates.

#### Fig 5.1 Comparison Table

The traditional digital electronics uses binary logics based on radix system of 2 while ternary logic uses radix system of 3. Which has greater radix economy.

In this study we studied the basic ternary algebra. We implemented this ternary algebra in Ternary circuits. We have successfully simulated the ternary components like ALU, Ternary to binary converter, binary to ternary converter D-flipflop. The motivation behind the simulation of basic ternary circuits is to design and simulate more complex circuits.

#### 6. FUTURE SCOPE

After implementing above logic circuits in both binary and ternary, results for ternary logic seem promising. With evolving fabrication technologies and new discoveries in chemical science ternary gates' benefits may outweigh its drawbacks. Multivalued logic can be also explored for quaternary logic and further, but noise margin becomes thinner.

Specific applications of logical systems may greatly benefit from specific radix system. Such applications can be explored.

#### REFERENCES

- [1] Makani Nailesh Kishor and Satish S. Narkhede: A Novel Finfet Based approach for the realization of Ternary Gates DOI: 10.21917/ ijme.2016.0043
- [2] S.S. Narkhede, B.S. Chaudhari and G.K. Kharate: A Novel Mifgmos Transistor based approach for the realization of ternary gates.

[3] A.P. Dhande, R.C. Jaiswal and S.S. Duham: Ternary Logic Simulator using VHDL

- [4] Neetu Verma, Divyanshu Rao and Ravi Mohan: Design and Implementation of ternary Logic Gates over a Quaternary Logic.
- [5] Priyanka Vyawahare, Anupama Deshmukh, Ankita Chandurkar: Ternary Logic Gates & Arithmetic Circuit.
- [6] V.S.Ingole, V.T.Gaikwad: Design of Multiplexer using CMOS Ternary Logic.
- [7] Meruva Kumar Raja, Neelima Koppala: Modeling and Implementation of Reliable Ternary Arithmetic and Logic Unit Design Using Vhdl.

[8] Kumar, R., Bala, S. & Kumar, A. Study and Analysis of Advanced 3D Multi-Gate Junctionless Transistors. *Silicon* 14, 1053–1067 (2022). https://doi.org/10.1007/s12633-020-00904-5