

International Journal of Research Publication and Reviews

Journal homepage: www.ijrpr.com ISSN 2582-7421

Time to Digital Converter Using CMOS Pulse Shrinking Mechanism

Omkar wakale, Prathamesh Thakare, Ganesh Choudhari

JSPM's Rajarshi Shahu College of Engineering, Tathawade, Pune, 411033

ABSTRACT

This brief presents anCMOS pulse-shrinking time-to-digital converter (TDC). A pulse generator is used to generate a time-added pulse. A cyclic delay line (DL) composed of a pulse-shrinking DL becomes area efficient and achieves sufficiently wide dynamic range. A time subtractor that eliminates the effect of the offset error enhances accuracy. The proposed TDC is simulated with TSMC 0.180-µm CMOS process. The effective time resolution is approximately 17.00 ps.

Index Terms-CDL (Cyclic Delay Line), CNT (Counter), DL (Delay Line), PG (Pulse Generator), TDC (Time to Digital Converter), TS (Time Subtractor).

Introduction:

Time-to-digital converters (TDCs) are used to convert a time interval into a corresponding digitalcode. TDC has major requirements include a fine resolution, low cost, less power dissipation, and higher linearity. Thus, to fulfilthese requirements TDCs implemented using the CMOS process. High performance CMOS TDCs are an essential component in numerous precise instrumentation systems, automated test equipment, and timing circuitry. They are also used in industrialchips.

There are some popular methodologies, such as time amplification, time(phase) interpolation,local passive interpolation (LPI) TDC, inverter based TDC, and the Vernier principle have beenreported to achieve high resolution for the TDCs. But pulse-shrinking approach without a complex circuit and the operation was presented to easily achieve a sub gate resolution.Based on the pulse shrinking TDCsisdesigned. This convertercan perform time-to-digital conversions to increase the circuit value and to save the circuit cost. To accelerate the design procedure, cost of circuit and reduce the effort, the digital CMOS design was applied. The of this TDC brief is organized as follows. Detailed literature survey is given in Section II. The circuit description is detailed in Section III.

Literature Survey:

This study presents the first CMOS single converter. The proposed circuit has fully digital CMOS logic gates to eliminate time-consuming full-custom CMOS design [1]. This study represents Time to Digital Converter using conventional i.e., multistage pulse shrinking mechanism [2]. In this study they use pulse shrinking based delay element for the conversion of time pulses into digital pulses [3]. This paper shows using pulse mixing circuitry for the pulse shrinking TDC to overcome the non-linearities in the conventional pulse shrinking circuit [4]. In this study the dynamic range of Time to Digital converter using pulse shrinking is improved using pulse mixing scheme [5]. This paper shows a simple offset error cancellation circuitry for the pulse shrinking TDC to eliminate the undesired offset error to widen the DR and to improve the accuracy without increasing the circuit complexity considerable[6].

Circuit Description:

Fig. 1 displays the simplified structure of the proposed TDC, which comprises a pulse generator (PG), a cyclic delay line (CDL) and pulse-shrinking time measurement, a time subtractor (TS), and a counter (CNT).



Figure 1:Proposed TDC

3.1Pulse Generator

The circuit and timing diagram of the PG are shown in Fig. 2. In this, PG generates a time-added pulse tp, T.For TDC, the main function is the PG can be regarded as the time adder to cancel the effect of the offset error. The added time ta is the summed delay of a delay line and a multiplexer (MUX1). tp, T is equal to tin + ta and enters the CDL for time measurement conversion. By triggering the D-type flip-flop (DFF), the lower path of the two MUXs is selected to cause MUX1 and MUX2 to pass "0" and "tout," respectively. With cyclic shrinkage of the pulse in the CDL, tout is transmitted through MUX2 to the TS. When necessary, an extra delay chain can be added in the ta path to ensure that ta is wider than terr for the offset-error cancellation.



Figure 2: Pulse Generator

3.2Cyclic Delay Line:

The circuit diagram of the control delay line in the proposed TDC is displayed in Fig. 3. It is consisting of a pulse-shrinking delay line (PSDL), where the PSDL is combination of a coupling unit (CU) with two NAND gates and an inverter-based delay line (DL). The coupling unit coupled the measured pulse tp into the CDL for cyclic pulse-shrinking time measurement. An area-efficient and wide-DR CDL was achieved by adapting a longer L. Since the longer L decreased the resolution. Correspondingly, an all-digital pulse-mixing unit was adopted in the PSDL for significant resolution improvement. The delay time td of the inverter-based DL was expressed as follows:

$$Td = k \times L^{2} \times \frac{4}{\mu} VDD \times \frac{\ln (3 - 4Vth / VDD)}{1 - Vth / VDD} = k \times L^{2} \times \gamma(1)$$

Where *k* is the number of cascading inverter gates, $tNOT = L^2 \times \gamma$ is a delay time of one inverter gate, and $\gamma = (4/\mu VDD) \times \frac{\ln(3 - 4Vth/VDD)}{(1 - Vth/VDD)}$ is a constant factor that is dependent on the CMOS process. A large $k \times L^2$. Value results in a wide *t*d. Therefore, using a longer *L* is an effective method to obtain a sufficient *t*d. A smaller area CDL and the effectively reduced power dissipation can be achieved using fewer stages (smaller *k* value). By simply estimating the area of the inverter gate as $W \times L$, the area of the CDL (ACDL) can be expressed as, ACDL can be derived as follows:

$$ACDL = \frac{td}{L^2 \times \gamma} \times W \times L = \left(\frac{td}{\gamma}\right) \times \left(\frac{W}{L}\right)(2)$$

With the same DR (*td*), the area of the CDL can be reduced by using longer channel length *L*. At the same time, the reduced number of inverter gates required in the CDL decreases the power dissipation.

The all-digital pulse-shrinking theory and the pulse-shrinking (Fig.4.) amount (i.e., time resolution, R) in the single-stage mechanism can be expressed as

$$R = \left(m + 1 - \frac{1}{m+1}\right) \times \alpha, \text{ where } \alpha = Ci \times \left(\frac{1}{Kp} - \frac{1}{Kn}\right) \times \varphi$$
(3)

Where $\varphi = \left[\left(\frac{2V \text{th}}{V \text{DD}^2} \right) + \frac{1}{V \text{DD} - V \text{th}} \times \ln \frac{1}{100} \frac{4}{0.5 \text{ VDD}} \right]$, α is a CMOS process-dependent factor, and *m* is the number of inverter gates to determine the resolution. A lower value of *R* implies that a higher resolution is realized. Further, considering the size (*L* and *W*) of inverter gates, α can be further expressed as follows

$$\alpha = L^2 \times 2(\frac{1}{\mu^p} - \frac{1}{\mu^n}) \times \varphi \tag{4}$$

The α value is also related to L^2 . The CDL becomes area efficient and wide DR because of the large value of L; however, it substantially decreases the resolution.



Figure 3: Cyclic Delay Line (CDL)



Figure 4 : Pulse Shrinking Unit

3.3Time Subtractor:

The schematic of time subtractor is shown in Fig.5.To avoid the offset-error problem, first, the PG was used for the time addition of ta. Then, the TS shown in Fig. 5 was used for the minimization of ta. The delay circuit in this TS is consists of buffers to provide delay accordingly. The pulse width of tout was detected to determine whether the pulse was wider or narrower than ta. When the shrinking width of the tout became less than that of ta, the end of conversion (EOC) was activated through the AND gate to obtain ts_out as the output. Similarly, with the TS, ta was subtracted and only the desired tin (=tp-ta) was entirely converted for the final digital output. The undesired offset error can be effectively eliminated to enhance accuracy.



Figure 5 : Time Subtractor

3.4Pulse Generator:



Figure 6 : Pulse Generator Schematic

Pulse generator (in Figure 6) consists of 2 MUX bottom one to use to select CLK for D-FF and one of the inputs to XNOR gate. Upper one is fed with the PSDL output (t_{out}) and gives input to TS(ts_{IN}).D-FFs output is fed to select line input for 2 MUXs according to it corresponding input is selected in MUX. At last, XNOR generates time pulse(tp) when both i.e., START and CLK input is HIGH.



Figure 7 : Pulse Generator Waveforms

Figure 7 shows how the tp is generated in the pulse generator. The difference between start and stop pulsegenerates tp (time pulse).

3.5Cyclic Delay Line:



Figure 8 : Cyclic Delay Line Schematic

Above figure 8 shows the schematic of cyclic delay line, which consist of coupling unit, and pulse shrinking unit and n number of inverter, which results in shrinking of pulse and after some time it vanishes completely.

3.6Pulse Shrinking Unit



Figure 9 : Schematic of Pulse Shrinking Unit

In the pulse shrinking unit (in figure 9) there are two inverters of different sizing, we made intentionally different according to our requirement i.e., for achieve delay and for pulse reduction purpose. 1^{st} inverter is of normalisize (1:2) and 2^{nd} inverter is of double size(2:4).

3.7 Time Subtractor:





Time subtractor(Figure 10)minimizes offset error generated in pulse generator. Basically, it consists of 3D-FFs with resetting function and a delay element which includes buffers it provides delay for reducing offset error. At last, there is AND gate which passes the output to counter the EOC in AND gate is goes down to 0 when the input to TS is smaller than offset.

Results:



Figure 11 : Output waveforms with zero pulse width with 4 offset counts

When start and stop applied at same time, ideally tp (time pulse) should not be generated, but we get tp having pulse width of 207.32psec as shown in Fig. 11. Then by applying it to DL it gets shrinked and after 5 pulses it vanishes completely. And counter shows $(100)_2 = (4)_{10}$.



Figure 12 : Output waveforms of 3209.5106psec pulse width with 158 counts and including 4 offset counts.

By specifying inputs to START and STOP pulse we generate time pulse tp=3204.5106 psec in PG. The generated pulse is then applied to CDL for pulse shrinking it shrinks by average 17psec each and after 158 pulses it completely vanishes. Then this pulse fed to TS in this, it minimizes the offset. And fed

input to counter and at output of counter it shows $(10011110)_2 = (158)_{10}$.

Applications:

Time-to-digital converters are used in high energy and particle physics, for measurement and instrumentation applications, for time-of-flight measurement, digital PLLs, and data converters. The first and currently most important TDC application in integrated electronics is definitively the digital phase-locked-loop (PLL). The purpose of phase-locked-loops is to generate a (quasi-)periodic signal, i.e., an output frequency, that has a fixed frequency ratio with respect to a reference signal received at its input. The TDC can be used in TOF laser range finders to measure distance to a target. Besides surveying and navigation, distance measurement using TOF laser range finders is used for collision avoidance and safety in several systems like drones, robotics, and autonomous vehicles. The system consists of a laser pulse emitter or transmitter, an echo receiver, and a TDC. In this system, TDC can measure the round-trip time between a light pulse emission and its echo from the target. The light pulse transmitter triggers the TDC measurement by providing the start input and the receiver stops the TDC. Using the equation $D = C \times TOF / 2$, where C is the speed of light, the distance D to the target can be calculated once the TOF is known.

Conclusion:

In this paper by using pulse shrinking mechanism, we achieved dynamic range and area efficiency. We get a resolution of 17.00ps. As we have import cells (NMOS, PMOS) from library(from TSMC 0.180-µm) lot of nonlinearities is coming, the accuracy of the circuit can be improved if we design cells ourselves. Stack of pulse shrinking, and expansion can be further improved to get good resolution.

References:

 C.C. Chen, C. L. Chen, W. Fang, and Y. C. Chu, "All-Digital CMOS Time-to-Digital Converter using pulse shrinking mechanism" in IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, vol. 28, no. 9, pp. 2079-2083, Sept. 2020, doi:10.1109/TVLSI.2020.3007587.
 Y. Liu et al., "Multi-stage Pulse Shrinking Time-to-Digital Converter for Time Interval Measurements," 2007 European Conference on Wireless Technologies, Munich, 2007, doi:10.1109/ECWT.2007.4404018.

[3] P. Chen, Shen-Luan Liu and Jing shown Wu, "A CMOS pulse-shrinking delay element for time interval measurement," in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 47, no. 9, pp. 954-958, Sept. 2000, doi: 10.1109/82.868466.

[4] C.-C. Chen, C.-S. Hwang, K.-C. Liu, and G.-H. Chen, "CMOS time-to-digital converter based on a pulse-mixing scheme," Rev. Scientific Instrum., vol. 85, no. 11, pp. 114702-1–114702-9, Nov. 2014.

[5] C.-C. Chen, C.-S. Hwang, Y. Lin, and G.-H. Chen, "All digital pulse-shrinking time-to-digital converterwith improved dynamic range," Rev. Sci. Instrum., vol. 87, no. 4, pp. 046104-1–046104-3, Apr. 2016.

[6] C.-C. Chen, C.-S. Hwang, and C.-S. Chu, "Area-efficient all-digital pulse-shrinking with improved accuracyand resolution," Rev. Sci. Instrum., vol. 89, no. 12, pp. 125002-1–125002-9, Dec. 2018.

[7] C.-C. Chen, S.-H. Lin, and C.-S. Hwang, "An area-efficient CMOS time-to-digital converter based on apulse-shrinking scheme," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 61, no. 3, pp. 163–167, Mar. 2014.

[8] Hwang, C.S., Chen, P., Tsao, H.W.: A high-precision time-to-digital converter using a two-level conversion scheme. Nuclear Science Symposium Conference Record, 2003 IEEE 1,174–176 Vol.1 (2003). DOI:10.1109/NSSMIC.2003.1352024.

[9]G.W. Roberts, M. Ali-Bakhshian A brief introduction to time-to-digital and digital-to-time converters IEEE Trans Circuits Syst, 57 (3) (2010), pp. 153-157.

[10]M. Kim, H. Lee, J.K. Woo, N. Xing, M.O. Kim, S. Kim A low-cost and low-power time-to-digital converter using triple-slope time stretching IEEE Trans Circuits Syst, 58 (3) (2011), pp. 169-173

[11]P. Chen, Y.-Y. Hsiao, Y.-S. Chung, W.-X. Tsai, and J.-M. Lin, "A 2.5-ps bin size and 6.7-ps resolution FPGA time-to-digital converter based on delay wrapping and averaging," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 25, no. 1, pp. 114–124, Jan. 2017.

[12] J.-C. Lai and T.-Y. Hsu, "Cost-effective time-to-digital converter using time-residue feedback," IEEE Trans. Ind. Electron., vol. 64, no. 6, pp. 4690–4700, Jun. 2017.

[13] K. Cui, Z. Ren, X. Li, Z. Liu, and R. Zhu, "A high-linearity, ring oscillator-based, Vernier time-to-digital converter utilizing carry chains in FPGAs," IEEE Trans. Nucl. Sci., vol. 64, no. 1, pp. 697–704, Jan. 2017.

[14]T. Iizuka, S. Miura, R. Yamamoto, Y. Chiba, S. Kubo, and K. Asada, "A 580 fs-resolution time-to-digital converter utilizing differential pulse shrinking buffer ring in 0.18 μm CMOS technology," IEICE Trans. Electron., vols. E95–C, no. 4, pp. 661–666, 2012.

[15] Priyanka, C.; Latha, P. (2015). (ICHECS) - Coimbatore, India (2015.3.19-2015.3.20)] 2015ICHECS) - Design and implementation of time to digital converters., (), 14. doi:10.1109/ICHECS.2015.7193116.

[16] Ping Lu, Antonio Liscidini, PietroAndreani, "A 3.6 mW, 90 nm CMOS Gated-Vernier Time-to-Digital Converter with an Equivalent Resolution of 3.2 ps", IEEE journal of solid-state circuits, vol. 47,2012, no. 7.

[17] Jianjun Yu, Fa Foster Dai, Fellow, Richard C. Jaeger, Life Fellow, "A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13 m CMOS Technology", IEEE journal of solid-state circuits, vol. 45,2010, no. 4.

[18] Tancock, Scott; Arabul, Ekin; Dahnoun, Naim (2019). A Review of New Time-to-Digital Conversion Techniques. IEEE Transactions on Instrumentation and Measurement, (), 1–1. doi:10.1109/TIM.2019.2936717.

[19] S. Henzler, Time-to-digital converters. Springer Science & Business Media, 2010, vol. 29.

[20] S. Alahdab, A. Mantyniemi, and J. Kostamovaara, "A" time-to-digital converter (TDC) with a 13-bit cyclic time domain successive approximation interpolator with subps-level resolution using current DAC and differential switch," in 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), Aug 2013, pp. 828–831.

[21] B. M. Helal, M. Z. Straayer, G. Wei, and M. H. Perrott, "A Highly Digital MDLL-Based Clock Multiplier That Leverages a Self-Scrambling Timeto-Digital Converter to Achieve Subpicosecond Jitter Performance," IEEE Journal of Solid-State Circuits, vol. 43, no. 4, pp. 855–863, April 2008.

[22]R. B. Staszewski, S. Vemulapalli, P. Vallur, J. Wallberg, and P. T. Balsara, "1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 53, no. 3, pp. 220–224, March 2006.