

International Journal of Research Publication and Reviews

Journal homepage: <u>www.ijrpr.com</u> ISSN 2582-7421

Circuit Design of Four Persons Voting Machine

Fahad $Riaz^{a^*}$, Saad Zafar^b

^{a,b} Department of Electrical Engineering and Automation Fuxin, China

^{a*}fahad310798@outlook.com

^bsaadzafa2001@outlook.com

*Corresponding author

ABSTRACT

In this project, an Electronic Voting Machine system is proposed which is in operation as transparent as the digital system. Voting Machine responds on some flow of pulses coming from the switch operated by voter and produces the output of the counting values i.e. total casting votes of individual nominee and displays it. The machine is controlled manually to operate the system for successive voters and to ensure that a voter can give only one vote to his/her chosen candidate of the same position. The application of four-person voting machine in our life is very common, and mastering the working principle of four-person voting machine is of great significance for us to understand and master the voting machine. This course is designed to use the knowledge of digital electronics technology to make a four-person voting machine. In the Mulitisim software, an integrated circuit is used to connect to an LED digital tube through four 74LS183 and a 74LS48 chip, one to display the number of favorites; Then pass with the door and the non-gate, to achieve the judgment of pass or not. After simulation, it meets the function of four-person voting.

Keywords: four-person voting machine; 74LS183; 74LS84; LED digital tube

Introduction

A voting machine, which is a client in a voting system, is a voting device that represents voting or voting by a show of hands. When voting, the relevant participants only need to press the "yes" button on their respective voting machines, and the number of people who agree with them will be displayed on the display screen, and the display light will indicate whether the vote has passed.

This design is a voting display control circuit composed of an adder, a numerical comparator, and adecoding display circuit. The design idea is to indicate the respective resolution through the closed/disconnected state of the switch, closed means pass, and disconnection means vote; The voting machine needs to achieve the judgment of "whether to pass", and three or more people agree to pass, that is, A+B+C+D>2 or $A+B+C+D\geq3$ pass, using an adder to achieve, and output with BCD code. The output is transmitted to the numerical comparator and the display decoder, respectively. A numerical comparator is used to compare the BCD code with 2 (0010) or 3 (0011), and the output is connected to a red and green LED to show whether the resolution was passed or not. The BCD code is translated using the display decoder and connected to an LED display to display the number of voters.

Component selection

5V DC power supply, 74LS48 decoder, Four 74LS183/74LS283/84(AND, OR-GATE and NOR-GATE), Comparator 74LS85 and LED Display/ Signal Tube

Composition of Circuit

It is composed of addition operation circuit, decoding and numerical comparison circuit, and result display circuit. According to the design tasks and requirements of the four-person voting device, and the basic composition of the four-person voting device circuit introduced in its overview, it can be seen thatthe four-personvotingdevice is composed of a control circuit, an adder A numerical comparator Display decoder, Composed of a seven-segment character display.

Block Diagram



Figure 2.1 Block diagram of a four-person voting machine

Working principle of four-person voting machine

The task of this design was to design a control circuit with four votes. Whenvoting starts, theadderstarts working,outputting BCDbinary code. When the numerical comparatorreceives the B CD code, it matches the BCD code with the preset binary code 0010 Or 0011 for comparison, and the result output of the comparison size will be used, using the LEDtraffic light tube to indicate whether the vote passed. When the decoder receives the B CD code, the display translator translates BCDcode, and the output drives a seven-segment character display to display the number of voters. Second, the design and analysis of each unit circuit

Adder section

The voting machine needs to achieve a "pass or not" judgment, and three or more people agree to pass, that is, $A+B+C+D\geq 3$, so we use two full adders and a 4-bit over-forward bit adder, and output it in BCD code. Both the 74LS183 and 74LS283 belong to the adder, where CI represents the carry from the low bit, the high level is active, and CO represents the carry to the high bit, and the high level is active. The two input terminals of the first 74LS183 are connected to the A and B terminals respectively, the second is connected to the C and D terminals, the CI terminal is grounded, the CO end is connected to the 74LS283 end, and the output end is connected to the 74LS283 end respectively. The CI terminal of the 74LS283 and the,terminal are grounded. A schematic of the pins for the 74LS183 and 74LS283 is shown in Figure 2.4.1 and Figure 2.4.2. $A_1B_1A_0B_0A_2B_2$, A_3B_3



Figure 2.4.1 pin diagram of 74LS283



Figure 2.4.2 pin diagram of 74LS183

Display decoder section

The 7448 decoder is a seven-segment display decoder capable of driving a seven-segment display to display digital glyphs. The input ,,, receive a 4-bit binary code, which is connected to the output of the 74LS28, and the output $M_3M_2M_1M_0OA$, OB, OC, OD, OE, OF, OG drives the A, B, C, D, E, F, and g segments of the seven-segment display respectively. The lamp test input *LT*, zero off input *RBI*, connected to high level. When the lamp off input/zero off output BI/RBO=0, the decoder does not work, access the switch, and then connect to the high level to control whether the LED display is working.

LED display, common cathode, CK terminal grounded, driven by high level. A schematic of the pins of the 7448 decoder and seven-segment display is shown in Figure 2.5.



Figure 2.5. 7448 pin diagram and Seven-segment display pin diagram

Comparator - traffic light section

Multi-bit numerical comparator 74LS85 for comparing the size of two four-bit binary numbers. The output of the 74LS283 is connected to D 3, D 2, D 1, D₀, respectively, and compared with 0011, that is, C_3 , C_2 is low, C1, C_0 are high. $I_{(C<D)}$, $I(C_{=D)}$, $I(C_{>d})$ represent the comparison results of the anteriors, and $I_{(C>D)}$ is grounded, and $I_{(C=D)}$ is connected to high. $Y_{(C<D)}$, $Y_{(C=D)}$, $Y_{(C=D)}$ are the comparison results, if $Y_{(C>D)}=1$, the LED light is on, otherwise, the red light is on. A schematic of the pins of the 74LS85 is shown in Figure 2.6.



Fig 2.6 Schematic diagram of the 74LS85 pins

1. Circuit Design and simulation





Fig 3.1 Circuit simulation of 4 person voting machine

Condition 01:

When no one agrees, all four switches are disconnected, the red light is on Seven-segment display "0" on it





When one person agrees, He will close a switch, the red light is on. Seven-segment character display "1" on the screen.



Condition 03:

When the two agree, They will close the two switches, Red light turn on. Seven-segment character display is "2".





Condition 04:

When the three people agree, arbitrarily close the three switches, the green light is on, and the seven-segment character display is "3".



Condition 05:

When the four people agree, the four switches are fully closed, the green light is on, and the seven-segment character display is "4".





Summary

Objective of this project:

• Getting familiar with components used in this project.

- Working principle of all the components and this device.
- Reviewing the existing/current voting process or approach.
- Coming up with an automated voting system.
- Implementing a an automated/online voting system.

This circuit design makes us understand that this circuit is mainly composed of adder, numerical comparator, decoder, digital display, and LED lamp.

Refrences

1. J. Benaloh. Simple verifiable elections. In Proceedings of the USENIX/ACCURATE Electronic Voting Technology Workshop, pages 5–5, Berkeley, CA, USA, 2006. USENIX Association.

2. T. Kohno, A. Stubblefield, A. D. Rubin and D. S. Wallach, "Analysis of an electronic voting system", IEEE Symposium on Security and Privacy, (2004) May; California, USA

3. Zhou Huichao, Sun Xiaofeng, editors. Common electronic devices and applications[M].Beijing:Publishing House of Electronics Industry, 2007.

4. Wu Xianding, editor-in-chief of integrated electronic circuit design manual[M].Fuzhou:Fujian Electronic Press, 2003

5. Chua, L.O.: Memristor-the missing circuit element. IEEE Trans. Circ. Theory 18(5), 507-519 (1971)

6. Strukov, D.B., Snider, G.S., Stewart, D.R., Williams, R.S.: The missing memristor found. Nature 453(7191), 80 (2008)

7. Sipper, M., Sanchez, E., Mange, D., Tomassini, M.: A phylogenetic, ontogenetic, and epigenetic view of bio-inspired hardware systems. IEEE Trans. Evol. Comput. 1(1), 83–97 (1997)

8. Chen, Y., Liu, G., Wang, C., Zhang, W., Li, R.W., Wang, L.: Polymer memristor for information storage and neuromorphic applications. Mater. Horiz. 1(5), 489–506 (2014)

9. Liu, G., et al.: Organic biomimicking memristor for information storage and processing applications. Adv. Electron. Mater. 2(2) (2016). https://doi.org/10.1002/aelm.201500298

10. Xu, C., Dong, X., Jouppi, N.P., Xie, Y.: Design implications of memristor-based RRAM cross-point structures. In: Design, Automation & Test in Europe, pp. 1–6. IEEE (2011)

11. Shaarawy, N., Emara, A., El-Naggar, A.M., Elbtity, M.E., Ghoneima, M., Radwan, A.G.: Design and analysis of 2T2M hybrid CMOS-memristor based RRAM. Microelectron. J. 73, 75–85 (2018)

12. Zhang, X., et al.: Novel hybrid computing architecture with memristor-based processing-in-memory for data-intensive applications. In: 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), pp. 1–3. IEEE (2018)

13. Xia, Q., et al.: Memristor-CMOS hybrid integrated circuits for reconfigurable logic. Nano Lett. 9(10), 3640–3645 (2009)

14. Kvatinsky, S., Wald, N., Satat, G., Kolodny, A., Weiser, U.C., Friedman, E.G.: MRL-memristor ratioed logic. In: 13th International Workshop on Cellular Nanoscale Networks and their Applications, pp. 1–6. IEEE (2012)

15. Borghetti, J., Snider, G.S., Kuekes, P.J., Yang, J.J., Stewart, D.R., Williams, R.S.: 'Memristive' switches enable 'stateful' logic operations via material implication. Nature 464(7290), 873–876 (2010)

16. Danaboina, Y.K.Y., Samanta, P., Datta, K., Chakrabarti, I., Sengupta, I.: Design and implementation of threshold logic functions using memristors. In: 32nd International Conference on VLSI Design and 18th International Conference on Embedded Systems (VLSID), pp. 518–519. IEEE (2019)

17. Chakraborty, A., Dhara, A., Rahaman, H.: Design of memristor-based up-down counter using material implication logic. In: International Conference on Advances in Computing, Communications and Informatics (ICACCI), pp. 269–274. IEEE (2016)

18. Dang, B., et al.: Physically transient memristor synapse based on embedding magnesium nanolayer in oxide for security neuromorphic electronics. IEEE Electron Device Lett. 80(8), 1265–1268 (2019)

19. Jo, S.H., Chang, T., Ebong, I., Bhadviya, B.B., Mazumder, P., Lu, W.: Nanoscale memristor device as synapse in neuromorphic systems. Nano Lett. 10(4), 1297–1301 (2010)

20. Liu, C., Liu, F., Li, H.H.: Beyond CMOS: memristor and its application for next generation storage and computing. ECS Trans. 85(6), 115–125 (2018)

21. Children's poem Bai Hua Chengying, editor Analog Electronics[M].4th ed. Beijing: Higher Education Press